Venkataramana kotakonda

• Nov 30th, 2005

Four test vector are required. To test 'struck at 0' fault  111 is the input test vector and to test 'struck at 1' fault 110 , 101 ,011 are the input test vectors.

Answer Question  Select Best Answer

Danny John

• Aug 8th, 2006

Since Y=C'BA'+CB'A+CBA on simplification yields Y=C'BA' + CANow it depends on the multiplexer we are using. If 8:1 MUX is used then just use A, B, C as select lines and the output of the truth table a...

Answer Question  Select Best Answer

Ramachandran P.R

• Apr 30th, 2006

PLL stands Phase Locked Loop and it consists of phasedetctor,lowpassfilter,error amplifier,voltage controlled oscillator

Answer Question  Select Best Answer

vikas s kulkarni

• Aug 3rd, 2005

Actually question is about controller ,controller first aserts intr signal  then after receiving intra continues the communication 

nanna kumar

• Jun 29th, 2005

when interrupt occur controller finish its current executing operation. It store the address of the next instruction. jump to IVT(intrrupt vector table).where add of ISR(int.service routine)...

Answer Question  Select Best Answer

smokindesi

• Oct 9th, 2006

could be anywhere in memory. You can get the address from the location in IVT (assuming this subroutine is not chained) based on service number (i.e Interrupt no)location of address (i.e pointer)is available at 4*(interrupt serviced)

vikas s kulkarni

• Aug 3rd, 2005

It is stored in interrupt vector table

Answer Question  Select Best Answer

Gopi

• Jun 1st, 2005

8416 - 2A16 = 5A00

Sathyagopi

• Jun 1st, 2005

8416 - 2A16 = 5A00

Answer Question  Select Best Answer

vishal herode

• Dec 14th, 2005

Interrupts

vishal herode

• Dec 14th, 2005

Interrupts

Answer Question  Select Best Answer

reddy

• Oct 31st, 2007

The use of capacitor circuits instead of logical gates as in static RAMs demand the refreshing circuits.The charging and discharging of capacitors while storing bits could cause errors.

Answer Question  Select Best Answer

jaideepchoudhary

 Profile Answers by jaideepchoudhary Questions by jaideepchoudhary

• Mar 25th, 2012

Real mode is the mode where the base instruction set of 8086 microprocessor family can be executed , whereas in the Protected mode ,the instruction set with new and advanced instructions of the microp...

Answer Question  Select Best Answer

Kito

• Sep 30th, 2014

1) Find the current in the circuit of figure 1 2) The current in the circuit of figure 2 is 1mA. For this amount of current, what must the source voltage V S be? 3) Calculate the voltage across each r...

Answer Question  Select Best Answer

anurag

• Jul 20th, 2015

It means removing out the vacant spaces b/w occupied spaces to get more free space

Answer Question  Select Best Answer

What is the difference between Windows 2000 Pro and Windows 2000 Server

ashwini m

• Feb 8th, 2016

Window 2000 Pro is an extended version of Win 2000 Server

Answer Question  Select Best Answer

Can we declare abstract and final class at same time
EG: abstract final class parent{}

Prabhat

• Aug 7th, 2016

No, we cant because Abstract is meant to be inherited by subclass and give implement the method if we declared a abstract class with final it will show compile time error.

Answer Question  Select Best Answer

What does "Plan to Implement Server Virtualization" mean?

Rohit Sansiya

• Jul 1st, 2017

Virtualization implement involve several phases and server implementation is planning to account for technology environment. When executed correctly, these phases of virtualization implement, which be...

Answer Question  Select Best Answer

What is offset address in microprocessor?

G.Sailaja

• Dec 28th, 2017

Offset address is nothing but the displacement addressed. I.e the difference frome base address and current address

Answer Question  Select Best Answer

Danny John

• Aug 8th, 2006

512 adresses and 4 bit word. Hence 2048 bits.

bharti

• Jul 13th, 2006

Bytes or Bits ??

Answer Question  Select Best Answer

Danny John

• Aug 8th, 2006

I think the output remains the same because it violates both setup time and hold time that is the input should remain constant for the setup time before the clock pulse and constant for the hold time after clock pulse provided it is edge triggered.

Ramachandran P.R

• Apr 30th, 2006

Ans is for positive edge triggerd flipflop out put:0 and for negative edge triggered output:1

Answer Question  Select Best Answer

muthumlk

 Profile Answers by muthumlk Questions by muthumlk

• Aug 4th, 2010

For an SR latch, if S is in ON state, the latch is set. So the o/p is 1 and the latch is in ON state.

Gopi

• Jun 1st, 2005

Latch state is in high state( ouput Q = 1).

Answer Question  Select Best Answer

swatias

 Profile Answers by swatias Questions by swatias

• Jan 11th, 2007

Mantisa  range = + 2 ^ 23 to - 2^23Exponent range = 127 to - 126so total number range will be +2^23 * 10^127 to - 2^23*10^-126

santos

• Aug 30th, 2006

-126

Answer Question  Select Best Answer

gokul

• Dec 27th, 2016

By shorting input lines of the NOR Gate it will work as an inverter

Danny John

• Aug 8th, 2006

Yes shorting the input works. But there is another way. Use one of the inputs of NOR gate as 0 and the inverter input.

Answer Question  Select Best Answer